Generally, Every time a bus bridge sees a transaction on one bus that should be forwarded to the opposite, the first transaction will have to hold out right up until the forwarded transaction completes ahead of a result is ready. 1 notable exception occurs in the case of memory writes. https://nathanlabsadvisory.com/pci-dss/